OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [rtl/] [verilog/] - Rev 435

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 435 2010-11-30 00:08:53 GMT
  • Author: julius
  • Log message:
    ORPSoC updates
    OR1200 multiply/MAC/division unit update with serial multiply and
    divide options. Full divide not synthesizable yet.
    New software tests of multiply and divide functionality.
Path Last modification Log RSS feed
[FOLDER] openrisc/ 435  5115d 18h julius View Log RSS feed
[NODE][FOLDER] branches/ 1  5703d 09h ocadmin View Log RSS feed
[NODE][FOLDER] tags/ 388  5174d 03h jeremybennett View Log RSS feed
[NODE][FOLDER] trunk/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][FOLDER] bootloaders/ 431  5122d 02h julius View Log RSS feed
[NODE][NODE][FOLDER] docs/ 431  5122d 02h julius View Log RSS feed
[NODE][NODE][FOLDER] gnu-patches/ 170  5264d 05h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] gnu-src/ 427  5127d 07h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] linux/ 380  5176d 02h julius View Log RSS feed
[NODE][NODE][FOLDER] or1ksim/ 434  5118d 23h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] or1k_startup/ 2  5703d 08h marcus.erlandsson View Log RSS feed
[NODE][NODE][FOLDER] or1200/ 431  5122d 02h julius View Log RSS feed
[NODE][NODE][FOLDER] orpsocv2/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] boards/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] actel/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] backend/ 408  5142d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] ordb1a3pe1500/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] backend/ 408  5142d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] bench/ 411  5141d 05h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] rtl/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] verilog/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] arbiter/ 408  5142d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] clkgen/ 408  5142d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] flashrom/ 408  5142d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] gpio/ 408  5142d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] include/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] orpsoc_top/ 409  5142d 05h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] versatile_mem_ctrl/ 425  5128d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] sim/ 411  5141d 05h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] sw/ 425  5128d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] syn/ 415  5137d 03h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] xilinx/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 425  5128d 18h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 435  5115d 18h julius View Log RSS feed
[NODE][NODE][FOLDER] or_debug_proxy/ 431  5122d 02h julius View Log RSS feed
[NODE][NODE][FOLDER] rtos/ 174  5264d 04h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] toolchain_install_scripts/ 407  5142d 20h julius View Log RSS feed
[NODE][NODE][FOLDER] uClibc/ 382  5176d 02h julius View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.