OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [bench/] [verilog/] [include/] - Rev 486

Rev

Changes | View Log | RSS feed

Last modification

  • Rev 482 2011-01-19 07:04:19 GMT
  • Author: julius
  • Log message:
    ORPSoC updates - adding parity checking RTL, ethernet MAC FIFO buffer updates. Software changes.
Path Last modification Log RSS feed
[FOLDER] openrisc/ 486  5050d 19h jeremybennett View Log RSS feed
[NODE][FOLDER] branches/ 1  5697d 03h ocadmin View Log RSS feed
[NODE][FOLDER] tags/ 388  5167d 21h jeremybennett View Log RSS feed
[NODE][FOLDER] trunk/ 486  5050d 19h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] bootloaders/ 467  5070d 01h julius View Log RSS feed
[NODE][NODE][FOLDER] docs/ 431  5115d 20h julius View Log RSS feed
[NODE][NODE][FOLDER] gnu-patches/ 170  5257d 23h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] gnu-src/ 485  5051d 15h olof View Log RSS feed
[NODE][NODE][FOLDER] linux/ 380  5169d 20h julius View Log RSS feed
[NODE][NODE][FOLDER] or1ksim/ 486  5050d 19h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] or1k_startup/ 2  5697d 03h marcus.erlandsson View Log RSS feed
[NODE][NODE][FOLDER] or1200/ 481  5059d 10h julius View Log RSS feed
[NODE][NODE][FOLDER] orpsocv2/ 484  5054d 09h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 477  5063d 07h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] boards/ 483  5054d 12h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] actel/ 483  5054d 12h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] generic/ 483  5054d 12h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] xilinx/ 482  5059d 05h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] backend/ 412  5134d 11h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] ml501/ 482  5059d 05h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] backend/ 479  5061d 07h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] bench/ 482  5059d 05h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] verilog/ 482  5059d 05h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] include/ 482  5059d 05h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr2_model_parameters.v 412  5134d 11h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ddr2_model_preload.v 415  5130d 21h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] eth_phy_defines.v 412  5134d 11h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] eth_stim.v 482  5059d 05h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] synthesis-defines.v 412  5134d 11h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] timescale.v 412  5134d 11h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] rtl/ 482  5059d 05h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] sim/ 479  5061d 07h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] sw/ 480  5060d 07h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] syn/ 468  5069d 03h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 484  5054d 09h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 483  5054d 12h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 484  5054d 09h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 483  5054d 12h julius View Log RSS feed
[NODE][NODE][FOLDER] or_debug_proxy/ 431  5115d 20h julius View Log RSS feed
[NODE][NODE][FOLDER] rtos/ 474  5064d 08h julius View Log RSS feed
[NODE][NODE][FOLDER] toolchain_install_scripts/ 407  5136d 14h julius View Log RSS feed
[NODE][NODE][FOLDER] uClibc/ 382  5169d 20h julius View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.