OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [rtl/] [verilog/] - Rev 479

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 479 2011-01-17 05:44:06 GMT
  • Author: julius
  • Log message:
    ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting.
Path Last modification Log RSS feed
[FOLDER] openrisc/ 479  5067d 04h julius View Log RSS feed
[NODE][FOLDER] branches/ 1  5703d 00h ocadmin View Log RSS feed
[NODE][FOLDER] tags/ 388  5173d 18h jeremybennett View Log RSS feed
[NODE][FOLDER] trunk/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][FOLDER] bootloaders/ 467  5075d 22h julius View Log RSS feed
[NODE][NODE][FOLDER] docs/ 431  5121d 17h julius View Log RSS feed
[NODE][NODE][FOLDER] gnu-patches/ 170  5263d 20h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] gnu-src/ 473  5071d 00h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] linux/ 380  5175d 17h julius View Log RSS feed
[NODE][NODE][FOLDER] or1ksim/ 472  5071d 01h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] or1k_startup/ 2  5703d 00h marcus.erlandsson View Log RSS feed
[NODE][NODE][FOLDER] or1200/ 431  5121d 17h julius View Log RSS feed
[NODE][NODE][FOLDER] orpsocv2/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 477  5069d 04h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] boards/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] actel/ 475  5070d 00h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] xilinx/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] backend/ 412  5140d 09h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] ml501/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] backend/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] bench/ 439  5108d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] rtl/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] verilog/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] arbiter/ 412  5140d 09h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] clkgen/ 412  5140d 09h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] gpio/ 412  5140d 09h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] include/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] lfsr/ 412  5140d 09h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] orpsoc_top/ 439  5108d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] xilinx_ddr2/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] xilinx_ssram/ 412  5140d 09h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] sim/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] sw/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] syn/ 468  5075d 01h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 476  5069d 21h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 479  5067d 04h julius View Log RSS feed
[NODE][NODE][FOLDER] or_debug_proxy/ 431  5121d 17h julius View Log RSS feed
[NODE][NODE][FOLDER] rtos/ 474  5070d 05h julius View Log RSS feed
[NODE][NODE][FOLDER] toolchain_install_scripts/ 407  5142d 11h julius View Log RSS feed
[NODE][NODE][FOLDER] uClibc/ 382  5175d 17h julius View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.