URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] [bin/] - Rev 485
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 485 2011-02-04 09:33:38 GMT
- Author: julius
- Log message:
- ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501