OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [rtl/] - Rev 21

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 21 2010-01-18 16:20:37 GMT
  • Author: xianfeng
  • Log message:
    merge adv_debug_sys r33 that adds high_speed and with my ftdi
Path Last modification Log RSS feed
[FOLDER] or1k_soc_on_altera_embedded_dev_kit/ 21  5275d 02h xianfeng View Log RSS feed
[NODE][FOLDER] branches/ 1  5338d 12h root View Log RSS feed
[NODE][FOLDER] tags/ 15  5328d 01h xianfeng View Log RSS feed
[NODE][FOLDER] trunk/ 21  5275d 02h xianfeng View Log RSS feed
[NODE][NODE][FOLDER] configs/ 18  5325d 03h xianfeng View Log RSS feed
[NODE][NODE][FOLDER] docs/ 6  5336d 13h xianfeng View Log RSS feed
[NODE][NODE][FOLDER] linux-2.6/ 19  5303d 03h xianfeng View Log RSS feed
[NODE][NODE][FOLDER] soc/ 21  5275d 02h xianfeng View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][FOLDER] prj/ 21  5275d 02h xianfeng View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 21  5275d 02h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] adv_debug_sys/ 21  5275d 02h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] altera_ddr_ctrl/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] altera_pll/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] altera_ram/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] dbg_interface/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] ethernet/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] flash_sram/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] gpio/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] mem_if/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] mmc_sd/ 17  5325d 09h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] or1200/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] rom_wb/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] spi/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] uart16550/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] wb_conmax/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] or1k_soc_defines.v 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] or1k_soc_top.v 17  5325d 09h xianfeng View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 12  5328d 07h xianfeng View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 21  5275d 02h xianfeng View Log RSS feed
[NODE][NODE][NODE][FOLDER] syn/ 12  5328d 07h xianfeng View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.