OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [src/] [grpSd/] [unitSdCardModel/] - Rev 160

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 160 2011-01-04 22:56:31 GMT
  • Author: rkastl
  • Log message:
    Verification:
    Full random read and write single blocks sequence works with
    checks.
    Checking the CRC in the card model is missing.
    Writing at addresses above the card size is missing.
    Erasing is missing.
Path Last modification Log RSS feed
[FOLDER] sdhc-sc-core/ 160  4928d 08h rkastl View Log RSS feed
[NODE][FOLDER] branches/ 1  5004d 17h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5004d 17h root View Log RSS feed
[NODE][FOLDER] trunk/ 160  4928d 08h rkastl View Log RSS feed
[NODE][NODE][FOLDER] scripts/ 91  4928d 12h rkastl View Log RSS feed
[NODE][NODE][FOLDER] sim/ 6  4928d 12h rkastl View Log RSS feed
[NODE][NODE][FOLDER] src/ 160  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpComponents/ 111  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpCrc/ 105  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpCyclone2/ 124  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpGlobal/ 118  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpMemory/ 136  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpRs232/ 86  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpSd/ 160  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] pkgSd/ 157  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] pkgSdWb/ 156  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdCardModel/ 160  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] sim/ 44  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] src/ 160  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdCardSynchronizer/ 150  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdClockMaster/ 152  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdCmd/ 138  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdCmdWrapper/ 117  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdController/ 157  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdData/ 157  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdTop/ 150  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdVerificationTestbench/ 160  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdWbSdControllerSync/ 122  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdWbSlave/ 160  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitSdWbSlaveWrapper/ 120  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitTbdSd/ 151  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitTestWbMaster/ 150  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] unitTopSdController/ 117  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpSdVerification/ 160  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpStrobesClocks/ 122  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpSynchronization/ 126  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpVerification/ 160  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] grpWishbone/ 115  4928d 12h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] libaltera_mf/ 123  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] libcycloneii/ 123  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 137  4928d 08h rkastl View Log RSS feed
[NODE][NODE][NODE][FOLDER] syn/ 85  4928d 12h rkastl View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.