Subversion Repositories spi_master_slave

Last modification

• Rev 6 2011-07-11 06:14:15 GMT
• Author: jdoin

• Log message:

  v1.10.0075: Changed clocking to use a single high-speed clock for the whole core, using clock enables to control slower timing.
  Added SPI line clock divider from high-speed system clock.
  Added pipeline delay logic to sync phase of SCK and MOSI, enabling very high operating frequencies.
  Verified in silicon for SCK and MOSI at 50MHz, with very robust operation.