OpenCores
URL https://opencores.org/ocsvn/srdydrdy_lib/srdydrdy_lib/trunk

Subversion Repositories srdydrdy_lib

[/] [srdydrdy_lib/] [trunk/] [rtl/] [verilog/] - Rev 14

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 14 2010-01-18 07:28:13 GMT
  • Author: ghutchis
  • Log message:
    - Modified large FIFO to remove "full" signal and store only N-1 words
    - changed small FIFO to use memory instance instead of registers
    - changed sequence generator to enable more complex tests
    - changed sd_mirror to use combinatorial assign output
Path Last modification Log RSS feed
[FOLDER] srdydrdy_lib/ 14  5428d 15h ghutchis View Log RSS feed
[NODE][FOLDER] branches/ 1  5454d 16h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5454d 16h root View Log RSS feed
[NODE][FOLDER] trunk/ 14  5428d 15h ghutchis View Log RSS feed
[NODE][NODE][FOLDER] env/ 14  5428d 15h ghutchis View Log RSS feed
[NODE][NODE][FOLDER] examples/ 14  5428d 15h ghutchis View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 14  5428d 15h ghutchis View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 14  5428d 15h ghutchis View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] buffers/ 14  5428d 15h ghutchis View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] closure/ 2  5447d 00h ghutchis View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] forks/ 14  5428d 15h ghutchis View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] memory/ 6  5440d 05h ghutchis View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.