URL
https://opencores.org/ocsvn/t48/t48/trunk
Subversion Repositories t48
[/] [t48/] [tags/] [rel_0_5_beta/] [rtl/] - Rev 143
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 143 2004-10-25 19:39:24 GMT
- Author: arniml
- Log message:
- Fix bug report:
"RD' and WR' not asserted for INS A, BUS and OUTL BUS, A"
rd is asserted for INS A, BUS
wr is asserted for OUTL BUS, A
P1, P2 and BUS are written in first instruction cycle