OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [rtl/] [verilog/] - Rev 45

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 45 2009-05-13 18:44:55 GMT
  • Author: julius
  • Log message:
    Many updates including internal SRAM instead of SDRAM as default, so inclusion of the SRAM model, a new VMEM generation program, and script and testbench updates to allow the switching on and off for SDRAM, which as mentioned is now off by default
Path Last modification Log RSS feed
[FOLDER] test_project/ 45  5678d 21h julius View Log RSS feed
[NODE][FOLDER] branches/ 10  5721d 07h unneback View Log RSS feed
[NODE][FOLDER] tags/ 4  5743d 06h root View Log RSS feed
[NODE][FOLDER] trunk/ 45  5678d 21h julius View Log RSS feed
[NODE][NODE][FOLDER] backend/ 22  5692d 06h julius View Log RSS feed
[NODE][NODE][FOLDER] bench/ 45  5678d 21h julius View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 45  5678d 21h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 45  5678d 21h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] components/ 45  5678d 21h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] dummy_slave.v 17  5693d 05h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] eth_defines.v 17  5693d 05h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] intercon.vm 20  5693d 05h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] or1200_defines.v 33  5688d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] orpsoc_top.v 45  5678d 21h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] uart_defines.v 17  5693d 05h unneback View Log RSS feed
[NODE][NODE][FOLDER] sim/ 45  5678d 21h julius View Log RSS feed
[NODE][NODE][FOLDER] sw/ 45  5678d 21h julius View Log RSS feed
[NODE][FOLDER] web_uploads/ 6  5743d 00h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.