URL
https://opencores.org/ocsvn/test_project/test_project/trunk
Subversion Repositories test_project
[/] [test_project/] [trunk/] [rtl/] [verilog/] [components/] [ram_wb/] - Rev 45
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 45 2009-05-13 18:44:55 GMT
- Author: julius
- Log message:
- Many updates including internal SRAM instead of SDRAM as default, so inclusion of the SRAM model, a new VMEM generation program, and script and testbench updates to allow the switching on and off for SDRAM, which as mentioned is now off by default