OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [rtl/] [verilog/] [components/] [uart16550/] - Rev 88

Rev

Changes | View Log | RSS feed

Last modification

  • Rev 42 2009-05-06 19:45:47 GMT
  • Author: julius
  • Log message:
    Fixed up to allow compilation with verilator. Mostly separation of modules into appropriate file names. However some vector declaration changes in the smii module has definitely broken it.
Path Last modification Log RSS feed
[FOLDER] test_project/ 88  2878d 18h marcus.erlandsson View Log RSS feed
[NODE][FOLDER] branches/ 10  5701d 06h unneback View Log RSS feed
[NODE][FOLDER] tags/ 4  5723d 04h root View Log RSS feed
[NODE][FOLDER] trunk/ 88  2878d 18h marcus.erlandsson View Log RSS feed
[NODE][NODE][FOLDER] backend/ 22  5672d 05h julius View Log RSS feed
[NODE][NODE][FOLDER] bench/ 55  5651d 23h julius View Log RSS feed
[NODE][NODE][FOLDER] linux_sd_driver/ 82  5581d 15h tac2 View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 54  5652d 01h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 54  5652d 01h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] components/ 48  5656d 19h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] debug_if/ 43  5665d 03h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] ethernet/ 43  5665d 03h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] or1k_startup/ 45  5658d 20h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] or1k_top/ 42  5665d 19h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] or1200r2/ 48  5656d 19h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] ram_wb/ 45  5658d 20h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] smii/ 42  5665d 19h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] tap/ 41  5665d 21h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] uart16550/ 42  5665d 19h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] Makefile 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] raminfr.v 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_debug_if.v 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_defines.v 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_ip.v 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_receiver.v 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_regs.v 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_rfifo.v 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_sync_flops.v 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_tfifo.v 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_top.v 33  5668d 14h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_transmitter.v 42  5665d 19h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_wb.v 18  5673d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] wb_sdram_ctrl/ 43  5665d 03h julius View Log RSS feed
[NODE][NODE][FOLDER] sim/ 60  5650d 21h julius View Log RSS feed
[NODE][NODE][FOLDER] sw/ 60  5650d 21h julius View Log RSS feed
[NODE][FOLDER] web_uploads/ 6  5722d 23h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.