URL
https://opencores.org/ocsvn/uart16550/uart16550/trunk
Subversion Repositories uart16550
[/] [uart16550/] [trunk/] [rtl/] [verilog/] - Rev 101
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 101 2004-05-21 12:35:15 GMT
- Author: tadejm
- Log message:
- Added 2 LSB address generation dependent on select lines and LITLE/BIG endian when UART is in 32-bit mode.