URL
https://opencores.org/ocsvn/uart2bus/uart2bus/trunk
Subversion Repositories uart2bus
[/] [uart2bus/] [trunk/] [verilog/] [bench/] - Rev 12
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 12 2012-02-25 10:48:40 GMT
- Author: motilito
- Log message:
- Updated Verilog implementation to sync with VHDL to include internal bus request/grant mechanism.