OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] - Rev 47

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 47 2010-03-25 15:09:58 GMT
  • Author: unneback
  • Log message:
    support for registered outputs on ras, cas and we
Path Last modification Log RSS feed
[FOLDER] versatile_mem_ctrl/ 47  5304d 23h unneback View Log RSS feed
[NODE][FOLDER] branches/ 1  5585d 02h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5585d 02h root View Log RSS feed
[NODE][FOLDER] trunk/ 47  5304d 23h unneback View Log RSS feed
[NODE][NODE][FOLDER] backend/ 8  5577d 22h unneback View Log RSS feed
[NODE][NODE][FOLDER] bench/ 35  5312d 00h unneback View Log RSS feed
[NODE][NODE][FOLDER] doc/ 43  5307d 08h unneback View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 47  5304d 23h unneback View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 47  5304d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] burst_length_counter_defines.v 13  5444d 05h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] cke_delay_counter_defines.v 11  5454d 18h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] codec.v 34  5312d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] copyright.v 2  5585d 02h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ctrl_counter_defines.v 3  5579d 04h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] dcm_pll.v 21  5340d 22h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_16.fzm 23  5334d 23h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_16_defines.v 22  5336d 18h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_ff.v 20  5342d 23h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] delay.v 33  5312d 02h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] egress_fifo.v 45  5305d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo.v 5  5577d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo_adr_counter_defines.v 3  5579d 04h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo_fill.fzm 5  5577d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fizzim.pl 16  5353d 00h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fsm_sdr_16.v 47  5304d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] inc_adr.v 20  5342d 23h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] latency_counter_defines.v 13  5444d 05h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] Makefile 42  5307d 16h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] pre_delay_counter_defines.v 15  5354d 00h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ref_counter_defines.v 4  5579d 02h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ref_delay_counter_defines.v 13  5444d 05h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16.fzm 11  5454d 18h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16.v 47  5304d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16_defines.v 33  5312d 02h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_counter.xls 39  5308d 18h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_ddr.v 41  5308d 00h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_defines.v 41  5308d 00h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_ip.v 35  5312d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_top.v 47  5304d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_wb.v 42  5307d 16h unneback View Log RSS feed
[NODE][NODE][FOLDER] sim/ 31  5316d 23h mikaeljf View Log RSS feed
[NODE][NODE][FOLDER] syn/ 30  5316d 23h mikaeljf View Log RSS feed
[NODE][FOLDER] web_uploads/ 1  5585d 02h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.