OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] - Rev 55

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 55 2010-03-27 18:42:59 GMT
  • Author: julius
  • Log message:
    Fixed up sdr16 dqm output
Path Last modification Log RSS feed
[FOLDER] versatile_mem_ctrl/ 55  5318d 17h julius View Log RSS feed
[NODE][FOLDER] branches/ 1  5600d 23h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5600d 23h root View Log RSS feed
[NODE][FOLDER] trunk/ 55  5318d 17h julius View Log RSS feed
[NODE][NODE][FOLDER] backend/ 8  5593d 19h unneback View Log RSS feed
[NODE][NODE][FOLDER] bench/ 35  5327d 21h unneback View Log RSS feed
[NODE][NODE][FOLDER] doc/ 43  5323d 05h unneback View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 55  5318d 17h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 55  5318d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] burst_length_counter_defines.v 13  5460d 02h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] cke_delay_counter_defines.v 11  5470d 15h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] codec.v 34  5327d 21h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] copyright.v 2  5600d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ctrl_counter_defines.v 3  5595d 01h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] dcm_pll.v 21  5356d 19h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_16.fzm 23  5350d 19h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_16_defines.v 22  5352d 15h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_ff.v 20  5358d 20h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] delay.v 33  5327d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] egress_fifo.v 45  5320d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo.v 5  5593d 20h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo_adr_counter_defines.v 3  5595d 01h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo_fill.fzm 5  5593d 20h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fizzim.pl 16  5368d 21h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fsm_sdr_16.v 55  5318d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] inc_adr.v 20  5358d 20h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] latency_counter_defines.v 13  5460d 02h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] Makefile 50  5320d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] pre_delay_counter_defines.v 15  5369d 21h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ref_counter_defines.v 4  5594d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ref_delay_counter_defines.v 13  5460d 02h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16.fzm 11  5470d 15h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16.v 55  5318d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16_defines.v 33  5327d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_counter.xls 39  5324d 15h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_ddr.v 41  5323d 20h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_defines.v 41  5323d 20h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_ip.v 50  5320d 18h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_top.v 55  5318d 17h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_wb.v 42  5323d 13h unneback View Log RSS feed
[NODE][NODE][FOLDER] sim/ 31  5332d 20h mikaeljf View Log RSS feed
[NODE][NODE][FOLDER] syn/ 30  5332d 20h mikaeljf View Log RSS feed
[NODE][FOLDER] web_uploads/ 1  5600d 23h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.