OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] - Rev 58

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 58 2010-03-31 08:31:51 GMT
  • Author: julius
  • Log message:
    sdr_16 fixes for timing - extra egress register stage, appropriate changes in sdr_16 fsm
Path Last modification Log RSS feed
[FOLDER] versatile_mem_ctrl/ 58  5353d 06h julius View Log RSS feed
[NODE][FOLDER] branches/ 1  5639d 03h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5639d 03h root View Log RSS feed
[NODE][FOLDER] trunk/ 58  5353d 06h julius View Log RSS feed
[NODE][NODE][FOLDER] backend/ 8  5631d 23h unneback View Log RSS feed
[NODE][NODE][FOLDER] bench/ 35  5366d 00h unneback View Log RSS feed
[NODE][NODE][FOLDER] doc/ 43  5361d 08h unneback View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 58  5353d 06h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 58  5353d 06h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] burst_length_counter_defines.v 13  5498d 06h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] cke_delay_counter_defines.v 11  5508d 18h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] codec.v 34  5366d 00h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] copyright.v 2  5639d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ctrl_counter_defines.v 3  5633d 05h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] dcm_pll.v 21  5394d 22h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_16.fzm 23  5388d 23h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_16_defines.v 22  5390d 19h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_ff.v 20  5397d 00h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] delay.v 33  5366d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] egress_fifo.v 58  5353d 06h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo.v 5  5631d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo_adr_counter_defines.v 3  5633d 05h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo_fill.fzm 5  5631d 23h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fizzim.pl 16  5407d 01h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fsm_sdr_16.v 58  5353d 06h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] inc_adr.v 20  5397d 00h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] latency_counter_defines.v 13  5498d 06h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] Makefile 50  5358d 22h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] pre_delay_counter_defines.v 15  5408d 01h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ref_counter_defines.v 4  5633d 02h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ref_delay_counter_defines.v 13  5498d 06h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16.fzm 11  5508d 18h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16.v 58  5353d 06h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16_defines.v 33  5366d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_counter.xls 39  5362d 18h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_ddr.v 41  5362d 00h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_defines.v 41  5362d 00h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_ip.v 50  5358d 22h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_top.v 55  5356d 20h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_wb.v 57  5354d 09h unneback View Log RSS feed
[NODE][NODE][FOLDER] sim/ 31  5371d 00h mikaeljf View Log RSS feed
[NODE][NODE][FOLDER] syn/ 30  5371d 00h mikaeljf View Log RSS feed
[NODE][FOLDER] web_uploads/ 1  5639d 03h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.