OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] - Rev 79

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 79 2010-05-01 21:33:42 GMT
  • Author: julius
  • Log message:
    Added defines that fix bugs with slow wishbone clocks doing burst writes
Path Last modification Log RSS feed
[FOLDER] versatile_mem_ctrl/ 79  5196d 20h julius View Log RSS feed
[NODE][FOLDER] branches/ 1  5514d 05h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5514d 05h root View Log RSS feed
[NODE][FOLDER] trunk/ 79  5196d 20h julius View Log RSS feed
[NODE][NODE][FOLDER] backend/ 8  5507d 01h unneback View Log RSS feed
[NODE][NODE][FOLDER] bench/ 75  5212d 04h mikaeljf View Log RSS feed
[NODE][NODE][FOLDER] doc/ 43  5236d 11h unneback View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 79  5196d 20h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 79  5196d 20h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] burst_length_counter_defines.v 13  5373d 08h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] cke_delay_counter_defines.v 11  5383d 21h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] codec.v 34  5241d 03h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] copyright.v 2  5514d 05h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ctrl_counter_defines.v 3  5508d 07h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] dcm_pll.v 21  5270d 01h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_16.fzm 75  5212d 04h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_16_defines.v 22  5265d 21h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ddr_ff.v 20  5272d 02h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] delay.v 33  5241d 05h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] egress_fifo.v 58  5228d 09h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo.v 5  5507d 02h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo_adr_counter_defines.v 3  5508d 07h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fifo_fill.fzm 5  5507d 02h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fizzim.pl 16  5282d 03h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fsm_sdr_16.v 79  5196d 20h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] fsm_wb.v 78  5199d 03h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] inc_adr.v 20  5272d 02h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] latency_counter_defines.v 13  5373d 08h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] Makefile 74  5216d 03h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] pre_delay_counter_defines.v 15  5283d 03h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ref_counter_defines.v 4  5508d 05h unneback View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] ref_delay_counter_defines.v 13  5373d 08h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16.fzm 11  5383d 21h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16.v 79  5196d 20h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdr_16_defines.v 79  5196d 20h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_counter.xls 69  5220d 08h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_ddr.v 69  5220d 08h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_defines.v 41  5237d 03h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_ip.v 75  5212d 04h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_top.v 78  5199d 03h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] versatile_mem_ctrl_wb.v 79  5196d 20h julius View Log RSS feed
[NODE][NODE][FOLDER] sim/ 75  5212d 04h mikaeljf View Log RSS feed
[NODE][NODE][FOLDER] syn/ 75  5212d 04h mikaeljf View Log RSS feed
[NODE][FOLDER] web_uploads/ 1  5514d 05h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.