OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [sim/] [rtl_sim/] [bin/] - Rev 28

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 28 2010-03-09 13:12:02 GMT
  • Author: mikaeljf
  • Log message:
    Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'.
Path Last modification Log RSS feed
[FOLDER] versatile_mem_ctrl/ 28  5226d 23h mikaeljf View Log RSS feed
[NODE][FOLDER] branches/ 1  5491d 01h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5491d 01h root View Log RSS feed
[NODE][FOLDER] trunk/ 28  5226d 23h mikaeljf View Log RSS feed
[NODE][NODE][FOLDER] backend/ 8  5483d 20h unneback View Log RSS feed
[NODE][NODE][FOLDER] bench/ 28  5226d 23h mikaeljf View Log RSS feed
[NODE][NODE][FOLDER] doc/ 27  5230d 15h unneback View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 28  5226d 23h mikaeljf View Log RSS feed
[NODE][NODE][FOLDER] sim/ 28  5226d 23h mikaeljf View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl_sim/ 28  5226d 23h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] bin/ 28  5226d 23h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sim_altera.tcl 28  5226d 23h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sim_xilinx.tcl 15  5259d 22h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] wave_ddr.do 19  5255d 02h mikaeljf View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] run/ 15  5259d 22h mikaeljf View Log RSS feed
[NODE][NODE][FOLDER] syn/ 22  5242d 17h mikaeljf View Log RSS feed
[NODE][FOLDER] web_uploads/ 1  5491d 01h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.