OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [cpp/] - Rev 3

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 3 2016-08-30 11:36:19 GMT
  • Author: dgisselq
  • Log message:
    This fixes a bug in the UARTSIM module whereby the number of counts per baud
    wasn't equal to the number given in the setup. The previous version worked
    for count numbers greater than 25 (where I had tested it), but not for low
    count numbers like 4. This version has now been tested, and is known to work
    with baud counts as low as 4.
Path Last modification Log RSS feed
[FOLDER] wbuart32/ 3  3067d 18h dgisselq View Log RSS feed
[NODE][FOLDER] branches/ 1  3072d 00h root View Log RSS feed
[NODE][FOLDER] tags/ 1  3072d 00h root View Log RSS feed
[NODE][FOLDER] trunk/ 3  3067d 18h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] bench/ 3  3067d 18h dgisselq View Log RSS feed
[NODE][NODE][NODE][FOLDER] cpp/ 3  3067d 18h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] linetest.cpp 3  3067d 18h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] Makefile 2  3071d 12h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] uartsim.cpp 3  3067d 18h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][H-FILE] uartsim.h 2  3071d 12h dgisselq View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 2  3071d 12h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] doc/ 2  3071d 12h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 2  3071d 12h dgisselq View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.