OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [bench/] [cpp/] - Rev 113

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 113 2016-07-16 20:19:03 GMT
  • Author: dgisselq
  • Log message:
    Lots of updates, mostly focused on getting the XuLA board and CPU able to pass
    a comprehensive test suite. At this point, everything passes and logic usage
    is down even. Among the few changes includes the "break" bit in the uCC
    register, used to indicate a switch to supervisor mode occurred as a result
    of a user break, and the ability for the supervisor to clear the instruction
    cache.
Path Last modification Log RSS feed
[FOLDER] xulalx25soc/ 113  2891d 02h dgisselq View Log RSS feed
[NODE][FOLDER] branches/ 1  3089d 20h root View Log RSS feed
[NODE][FOLDER] tags/ 1  3089d 20h root View Log RSS feed
[NODE][FOLDER] trunk/ 113  2891d 02h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] bench/ 113  2891d 02h dgisselq View Log RSS feed
[NODE][NODE][NODE][FOLDER] asm/ 107  2899d 19h dgisselq View Log RSS feed
[NODE][NODE][NODE][FOLDER] cpp/ 113  2891d 02h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] obj-pc/ 4  3089d 19h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] busmaster_tb.cpp 113  2891d 02h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] Makefile 112  2893d 07h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] pipecmdr.cpp 75  2928d 20h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][H-FILE] pipecmdr.h 94  2923d 00h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][H-FILE] port.h 4  3089d 19h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] qspiflashsim.cpp 4  3089d 19h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][H-FILE] qspiflashsim.h 4  3089d 19h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdramsim.cpp 37  3015d 00h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][H-FILE] sdramsim.h 37  3015d 00h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] sdspisim.cpp 95  2923d 00h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][H-FILE] sdspisim.h 95  2923d 00h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][H-FILE] testb.h 4  3089d 19h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] uartsim.cpp 112  2893d 07h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][H-FILE] uartsim.h 112  2893d 07h dgisselq View Log RSS feed
[NODE][NODE][NODE][NODE][H-FILE] usbi.h 4  3089d 19h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] doc/ 82  2928d 20h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 113  2891d 02h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] sw/ 113  2891d 02h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] xilinx/ 97  2923d 00h dgisselq View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.