OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [sw/] - Rev 17

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 17 2016-01-04 22:23:39 GMT
  • Author: dgisselq
  • Log message:
    Some basic updates, to include adding in a missing file (zipstate). Most of
    these updates include making sure that the XuLA2 device can be accessed via
    the USB. (Prior versions accessed the FPGA via serial port or network ...)
Path Last modification Log RSS feed
[FOLDER] xulalx25soc/ 17  3075d 23h dgisselq View Log RSS feed
[NODE][FOLDER] branches/ 1  3080d 19h root View Log RSS feed
[NODE][FOLDER] tags/ 1  3080d 19h root View Log RSS feed
[NODE][FOLDER] trunk/ 17  3075d 23h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] bench/ 16  3075d 23h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] doc/ 6  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 14  3077d 19h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] sw/ 17  3075d 23h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] cfgscope.cpp 17  3075d 23h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] cpuscope.cpp 17  3075d 23h dgisselq View Log RSS feed
[NODE][NODE][NODE][H-FILE] devbus.h 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] dumpflash.cpp 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] dumpsdram.cpp 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] llcomms.cpp 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][H-FILE] llcomms.h 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] Makefile 17  3075d 23h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] netusb.cpp 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][H-FILE] port.h 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] ramscope.cpp 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] regdefs.cpp 17  3075d 23h dgisselq View Log RSS feed
[NODE][NODE][NODE][H-FILE] regdefs.h 17  3075d 23h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] ttybus.cpp 13  3077d 19h dgisselq View Log RSS feed
[NODE][NODE][NODE][H-FILE] ttybus.h 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] txtest.cpp 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] usbi.cpp 13  3077d 19h dgisselq View Log RSS feed
[NODE][NODE][NODE][H-FILE] usbi.h 11  3077d 21h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] usbtst.cpp 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] wbregs.cpp 5  3080d 17h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] wbsettime.cpp 17  3075d 23h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] zipdbg.cpp 7  3080d 07h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] ziprun.cpp 11  3077d 21h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] zipstate.cpp 17  3075d 23h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] xilinx/ 15  3077d 19h dgisselq View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.