URL
https://opencores.org/ocsvn/lq057q3dc02/lq057q3dc02/trunk
Subversion Repositories lq057q3dc02
[/] - Rev 36
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 36 2008-11-07 01:39:26 GMT
- Author: jwdonal
- Log message:
- converted dcm_sys_to_lcd source file from verilog to VHDL so users don't have to have mixed-language simulation support. Aren't I so nice?? ;-)