Subversion Repositories minsoc

[/] - Rev 62


Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 62 2011-04-29 10:32:37 GMT
  • Author: rfajardo
  • Log message:
    Wrapping different family modules of same manufacturer in a single module.

    minsoc_clock_manager.v: uses fpga manufacturer wrappers

    xilinx_dcm.v: selects between different Xilinx FPGA families and implements the module

    altera_pll.v: selects between different Altera FPGA families and implements the module
Path Last modification Log RSS feed
[FOLDER] minsoc/ 62  4411d 14h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.