OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] - Rev 124

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 124 2011-11-02 15:27:24 GMT
  • Author: rfajardo
  • Log message:
    Removing Verilog delays from minsoc_bench.v. minsoc_bench_defines.v defines now if uart or ethernet have to be tested. If yes, it checks the behavior of the enclosed firmwares. If not, simulation simply runs forever.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 124  3314d 10h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 124  3314d 10h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rc-1.0/ 124  3314d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] backend/ 124  3314d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 124  3314d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 101  3356d 18h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] prj/ 120  3320d 09h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 110  3321d 04h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 121  3320d 06h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 80  3389d 15h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] syn/ 121  3320d 06h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] utils/ 122  3320d 05h rfajardo View Log RSS feed
[NODE][FOLDER] tags/ 42  3546d 11h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 108  3321d 09h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.