OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [backend/] [spartan3e_starter_kit/] - Rev 124

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 124 2011-11-02 15:27:24 GMT
  • Author: rfajardo
  • Log message:
    Removing Verilog delays from minsoc_bench.v. minsoc_bench_defines.v defines now if uart or ethernet have to be tested. If yes, it checks the behavior of the enclosed firmwares. If not, simulation simply runs forever.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 124  3511d 12h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 124  3511d 12h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rc-1.0/ 124  3511d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] backend/ 124  3511d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] altera_3c25_board/ 124  3511d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] ml509/ 64  3694d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] spartan3a_dsp_kit/ 124  3511d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] spartan3e_starter_kit/ 124  3511d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][H-FILE] board.h 64  3694d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] configure 118  3517d 11h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] gcc-opt.mk 80  3586d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_bench_defines.v 124  3511d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_defines.v 88  3568d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] or1200_defines.v 117  3517d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] orp.ld 64  3694d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] spartan3e_starter_kit.ucf 64  3694d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] spartan3e_starter_kit_eth/ 124  3511d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] std/ 124  3511d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 124  3511d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 101  3553d 20h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] prj/ 120  3517d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 110  3518d 05h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 121  3517d 07h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 80  3586d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] syn/ 121  3517d 07h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] utils/ 122  3517d 06h rfajardo View Log RSS feed
[NODE][FOLDER] tags/ 42  3743d 13h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 108  3518d 10h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.