OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [prj/] [src/] - Rev 131

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 131 2011-11-03 13:58:53 GMT
  • Author: rfajardo
  • Log message:
    Renaming testbench modules. Adding to ifdefs without which the testbench generation can fail.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 131  3681d 19h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 131  3681d 19h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rc-1.0/ 131  3681d 19h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] backend/ 124  3682d 18h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 131  3681d 19h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 101  3725d 02h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] prj/ 131  3681d 19h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] altera/ 97  3734d 00h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] scripts/ 110  3689d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] sim/ 97  3734d 00h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] src/ 131  3681d 19h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] blackboxes/ 113  3688d 19h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] adbg_top.prj 85  3739d 18h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] altera_virtual_jtag.prj 96  3734d 11h javieralso View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] ethmac.prj 120  3688d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] jtag_top.prj 85  3739d 18h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_bench.prj 131  3681d 19h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_top.prj 89  3739d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] or1200_top.prj 110  3689d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] uart_top.prj 85  3739d 18h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] xilinx/ 97  3734d 00h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 110  3689d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 121  3688d 14h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 80  3757d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] syn/ 121  3688d 14h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] utils/ 122  3688d 12h rfajardo View Log RSS feed
[NODE][FOLDER] tags/ 42  3914d 19h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 108  3689d 16h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.