OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [prj/] [src/] - Rev 133

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 133 2011-11-07 09:48:11 GMT
  • Author: rfajardo
  • Log message:
    Roll back minsoc_bench.v to timed simulation. Merge minsoc_bench_core and minsoc_bench_clock again.

    Applying Rubén Diez patch to avoid warnings on firmware load for simulation.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 133  3734d 22h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 133  3734d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rc-1.0/ 133  3734d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] backend/ 124  3739d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 133  3734d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 101  3782d 00h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] prj/ 133  3734d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] altera/ 97  3790d 23h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] scripts/ 110  3746d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] sim/ 97  3790d 23h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] src/ 133  3734d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] blackboxes/ 113  3745d 18h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] adbg_top.prj 85  3796d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] altera_virtual_jtag.prj 96  3791d 09h javieralso View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] ethmac.prj 120  3745d 15h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] jtag_top.prj 85  3796d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_bench.prj 133  3734d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_top.prj 89  3796d 14h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] or1200_top.prj 110  3746d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] uart_top.prj 85  3796d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] xilinx/ 97  3790d 23h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 110  3746d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 133  3734d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 133  3734d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] syn/ 121  3745d 12h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] utils/ 122  3745d 10h rfajardo View Log RSS feed
[NODE][FOLDER] tags/ 42  3971d 17h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 108  3746d 15h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.