OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [rtl/] [verilog/] - Rev 110

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 110 2011-10-26 21:41:05 GMT
  • Author: rfajardo
  • Log message:
    Fixing several minor issues with the system:
    -minsoc-install splitted into installation and configuration
    -minsoc-configure.sh can be used to configure a fresh checked out system
    -configure script used by both minsoc-configure.sh and minsoc-install.sh to configure

    -rtl/verilog: svn externals fixed
    -or1200 rolled back to release-1.0

    -prj/scripts:
    -Makefile has been used by simulation to differentiate project definition of vhdl and verilog files
    -Altera was differentiating it in script
    -now there are two scripts, one for vhdl and another for verilog. The differentiation occurs in Makefile as for simulation.
    -altera_3c25_board/configure scripts had to be updated, vprj and vhdprj file extensions used to differentiate Verilog and VHDL project files.

    -prj/src: or1200_top.prj downdated to definition of or1200_v1
Path Last modification Log RSS feed
[FOLDER] minsoc/ 110  3558d 23h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 110  3558d 23h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rc-1.0/ 110  3558d 23h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] backend/ 110  3558d 23h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 71  3728d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 101  3594d 13h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] prj/ 110  3558d 23h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 110  3558d 23h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] verilog/ 110  3558d 23h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] minsoc_startup/ 12  4285d 02h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] altera_pll.v 63  3739d 03h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_clock_manager.v 62  3739d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_onchip_ram.v 7  4313d 05h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_onchip_ram_top.v 7  4313d 05h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_tc_top.v 7  4313d 05h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_top.v 75  3635d 03h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] minsoc_xilinx_internal_jtag.v 2  4327d 09h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] timescale.v 70  3728d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] xilinx_dcm.v 88  3609d 04h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 104  3566d 10h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 80  3627d 09h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] syn/ 107  3559d 07h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] utils/ 110  3558d 23h rfajardo View Log RSS feed
[NODE][FOLDER] tags/ 42  3784d 06h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 108  3559d 04h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.