OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] - Rev 108

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 108 2011-10-26 16:48:51 GMT
  • Author: rfajardo
  • Log message:
    Scripts updates to correct paths when working under Windows. Now, ModelSim, Xilinx and Altera synthesis are working on Windows through batch files.

    Icarus Verilog and Altera synthesis are working as well. Job done!
Path Last modification Log RSS feed
[FOLDER] minsoc/ 108  4613d 14h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  5381d 20h root View Log RSS feed
[NODE][FOLDER] tags/ 42  4838d 16h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 108  4613d 14h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.