OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] - Rev 10

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 10 2009-10-09 15:20:03 GMT
  • Author: rfajardo
  • Log message:
    Added a file containing models for each FPGA memory instances used in or1200. The file is in bench/verilog/sim_lib/fpga_memory_primitives.v.

    With it, people who change the or1200_defines.v inside of the project structure will still be able to simulate, using house-made models, not from manufacturers.

    minsoc_bench.v had to be extended by the task, init_fpga_memory, to initialize the dual or two port memories instances of or1200. This has to be done based on the type of memory used, so many different instantiations based on definitions. Somehow or1200 expects all memory values to be 0 upon start, so this is necessary.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 10  5599d 22h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  5621d 03h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5621d 03h root View Log RSS feed
[NODE][FOLDER] trunk/ 10  5599d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 2  5621d 02h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 10  5599d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 6  5611d 04h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 7  5606d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 10  5599d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 2  5621d 02h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.