OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] - Rev 108

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 108 2011-10-26 16:48:51 GMT
  • Author: rfajardo
  • Log message:
    Scripts updates to correct paths when working under Windows. Now, ModelSim, Xilinx and Altera synthesis are working on Windows through batch files.

    Icarus Verilog and Altera synthesis are working as well. Job done!
Path Last modification Log RSS feed
[FOLDER] minsoc/ 108  3292d 21h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  4061d 04h root View Log RSS feed
[NODE][FOLDER] tags/ 42  3517d 23h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 108  3292d 21h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 105  3293d 05h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 71  3462d 03h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 101  3328d 06h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] prj/ 108  3292d 21h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 88  3342d 21h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 104  3300d 03h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 80  3361d 03h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] syn/ 107  3293d 00h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] utils/ 106  3293d 03h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.