OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [bench/] [verilog/] - Rev 2

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 2 2009-09-18 11:46:11 GMT
  • Author: rfajardo
  • Log message:
    First commit of project. Beta status:
    -testbench: working
    -firmware: working
    -RTL: Working for: Xilinx Spartan-3A DSP Development Kit
Path Last modification Log RSS feed
[FOLDER] minsoc/ 2  5333d 15h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  5333d 17h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5333d 17h root View Log RSS feed
[NODE][FOLDER] trunk/ 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] vpi/ 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] eth_phy.v 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] eth_phy_defines.v 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] minsoc_bench.v 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] minsoc_bench_defines.v 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] minsoc_memory_model.v 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] tb_eth_defines.v 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 2  5333d 15h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 2  5333d 15h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.