OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [bench/] [verilog/] - Rev 59

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 59 2011-04-28 21:59:30 GMT
  • Author: rfajardo
  • Log message:
    undefinition of NEGATIVE_RESET on minsoc_bench_defines.v cannot affect other inclusions of minsoc_defines.v. Instead, the testbench now works with the right reset level to avoid the implementation ordering problem.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 59  5167d 13h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  5755d 01h root View Log RSS feed
[NODE][FOLDER] tags/ 42  5211d 20h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 59  5167d 13h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 40  5217d 19h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 59  5167d 13h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 59  5167d 13h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] sim_lib/ 27  5540d 21h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] vpi/ 4  5751d 00h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] minsoc_bench.v 59  5167d 13h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] minsoc_bench_defines.v 59  5167d 13h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] minsoc_memory_model.v 2  5754d 23h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 49  5204d 21h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 58  5167d 13h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 34  5362d 20h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 55  5175d 21h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] utils/ 47  5205d 20h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.