OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [prj/] [scripts/] - Rev 104

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 104 2011-10-19 10:31:39 GMT
  • Author: rfajardo
  • Log message:
    Enabling modelsim simulation for current project definition.
    vhdl and verilog projects have to be separated:
    -prj/Makefile defines VHDL_PROJECTS and VERILOG_PROJECTS, they are merged into PROJECTS. Tools which don't care about VHDL or Verilog use PROJECTS list while other tools use VERILOG_ or VHDL_PROJECTS.
    -Simulation uses VHDL_PROJECTS and VERILOG_PROJECTS independently.
    -prj/scripts/simprj.sh splitted in:
    -simvhdl.sh
    -simverilog.sh
    (they generate the input files in the right format for simulation tools)
Path Last modification Log RSS feed
[FOLDER] minsoc/ 104  4744d 22h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  5505d 22h root View Log RSS feed
[NODE][FOLDER] tags/ 42  4962d 18h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 104  4744d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 99  4781d 23h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 71  4906d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 101  4773d 01h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] prj/ 104  4744d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] altera/ 97  4782d 00h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] scripts/ 104  4744d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] altprj.sh 96  4782d 10h javieralso View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] simverilog.sh 104  4744d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] simvhdl.sh 104  4744d 22h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] xilinxprj.sh 91  4787d 00h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] xilinxxst.sh 88  4787d 16h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 97  4782d 00h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] src/ 96  4782d 10h javieralso View Log RSS feed
[NODE][NODE][NODE][FOLDER] xilinx/ 97  4782d 00h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 88  4787d 16h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 104  4744d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 80  4805d 21h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] syn/ 100  4781d 23h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] utils/ 103  4747d 13h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.