OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [rtl/] - Rev 58

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 58 2011-04-28 21:50:11 GMT
  • Author: rfajardo
  • Log message:
    Standard definitions depended on implementation order. Now, this should be solved.

    minsoc_bench_defines.v: when setting reset to be positive (`define POSITIVE_RESET), NEGATIVE_RESET is undefined. This override the implementation order, so that independent of it, POSITIVE_RESET will be used.

    minsoc_defines.v: when setting GENERIC_FPGA, FPGA_TAP and FPGA_CLOCK_DIVISION are undefined. This way, even if FPGA_TAP would come prior to GENERIC_TAP on the correspondent implementation, GENERIC_TAP would still be selected.

    IMPORTANT: GENERIC_MEMORY must still be implemented first on minsoc_onchip_ram.v, because FPGA's memory is automatically selected from other definitions and cannot be undefined a priori. Since some other memory types can be selected, there is no trivial solution. However, this shouldn't be a big problem, since the beginning of this file will probably not be modified.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 58  3145d 18h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  3733d 06h root View Log RSS feed
[NODE][FOLDER] tags/ 42  3190d 02h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 58  3145d 18h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 40  3196d 01h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 58  3145d 18h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 49  3183d 02h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 58  3145d 18h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 58  3145d 18h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 34  3341d 02h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 55  3154d 02h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] utils/ 47  3184d 01h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.