OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 63

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 63 2013-02-26 14:45:30 GMT
  • Author: JonasDC
  • Log message:
    now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx
Path Last modification Log RSS feed
[FOLDER] mod_sim_exp/ 63  4017d 06h JonasDC View Log RSS feed
[NODE][FOLDER] branches/ 58  4023d 00h JonasDC View Log RSS feed
[NODE][FOLDER] tags/ 49  4036d 02h JonasDC View Log RSS feed
[NODE][FOLDER] trunk/ 63  4017d 06h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] bench/ 46  4104d 07h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] doc/ 47  4104d 07h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 63  4017d 06h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sim/ 41  4114d 09h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sw/ 29  4129d 01h JonasDC View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.