OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 69

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 69 2013-03-06 15:19:04 GMT
  • Author: JonasDC
  • Log message:
    big update, the mod_sim_exp core now has a selectable ram structure. a generic ram that should be usable in any fpga, a asymmetric ram that is usable for some devices of altera or xilinx and uses less resources.
Path Last modification Log RSS feed
[FOLDER] mod_sim_exp/ 69  4009d 22h JonasDC View Log RSS feed
[NODE][FOLDER] branches/ 68  4010d 00h JonasDC View Log RSS feed
[NODE][FOLDER] tags/ 49  4036d 19h JonasDC View Log RSS feed
[NODE][FOLDER] trunk/ 69  4009d 22h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] bench/ 46  4104d 23h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] doc/ 47  4104d 23h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 69  4009d 22h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sim/ 65  4017d 17h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sw/ 29  4129d 17h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] syn/ 64  4017d 23h JonasDC View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.