OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] - Rev 34

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 34 2012-11-07 19:01:11 GMT
  • Author: JonasDC
  • Log message:
    operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below.
Path Last modification Log RSS feed
[FOLDER] mod_sim_exp/ 34  3792d 22h JonasDC View Log RSS feed
[NODE][FOLDER] branches/ 1  3815d 03h root View Log RSS feed
[NODE][FOLDER] tags/ 1  3815d 03h root View Log RSS feed
[NODE][FOLDER] trunk/ 34  3792d 22h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] bench/ 26  3793d 22h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 34  3792d 22h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] vhdl/ 34  3792d 22h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] core/ 34  3792d 22h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] interface/ 2  3813d 04h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sim/ 31  3793d 07h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sw/ 29  3793d 21h JonasDC View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.