OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] - Rev 34

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 34 2012-11-07 19:01:11 GMT
  • Author: JonasDC
  • Log message:
    operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below.
Path Last modification Log RSS feed
[FOLDER] mod_sim_exp/ 34  4213d 09h JonasDC View Log RSS feed
[NODE][FOLDER] branches/ 1  4235d 15h root View Log RSS feed
[NODE][FOLDER] tags/ 1  4235d 15h root View Log RSS feed
[NODE][FOLDER] trunk/ 34  4213d 09h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] bench/ 26  4214d 09h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 34  4213d 09h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] vhdl/ 34  4213d 09h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] core/ 34  4213d 09h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] interface/ 2  4233d 15h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sim/ 31  4213d 18h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sw/ 29  4214d 08h JonasDC View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.