OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] - Rev 9

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 9 2012-10-23 13:41:23 GMT
  • Author: JonasDC
  • Log message:
    added descriptive comments, and renamed input mux_result from cell_1b_adder to b for a more generic multipurpose code
    also renamed output s from n_adder to r, to keep same signal names
Path Last modification Log RSS feed
[FOLDER] mod_sim_exp/ 9  4259d 15h JonasDC View Log RSS feed
[NODE][FOLDER] branches/ 1  4266d 15h root View Log RSS feed
[NODE][FOLDER] tags/ 1  4266d 15h root View Log RSS feed
[NODE][FOLDER] trunk/ 9  4259d 15h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] bench/ 3  4260d 10h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 9  4259d 15h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] vhdl/ 9  4259d 15h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] core/ 9  4259d 15h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] interface/ 2  4264d 16h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sim/ 5  4259d 18h JonasDC View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.