OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] [core/] - Rev 34

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 34 2012-11-07 19:01:11 GMT
  • Author: JonasDC
  • Log message:
    operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below.
Path Last modification Log RSS feed
[FOLDER] mod_sim_exp/ 34  4173d 20h JonasDC View Log RSS feed
[NODE][FOLDER] branches/ 1  4196d 02h root View Log RSS feed
[NODE][FOLDER] tags/ 1  4196d 02h root View Log RSS feed
[NODE][FOLDER] trunk/ 34  4173d 20h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] bench/ 26  4174d 20h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 34  4173d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] vhdl/ 34  4173d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] core/ 34  4173d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] adder_block.vhd 12  4188d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] adder_n.vhd 13  4188d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] autorun_cntrl.vhd 3  4189d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] cell_1b.vhd 14  4188d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] cell_1b_adder.vhd 9  4189d 02h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] cell_1b_mux.vhd 9  4189d 02h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] counter_sync.vhd 19  4187d 02h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] d_flip_flop.vhd 4  4189d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] fifo_primitive.vhd 3  4189d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] first_stage.vhd 18  4188d 02h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] last_stage.vhd 18  4188d 02h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] modulus_ram.vhd 3  4189d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mod_sim_exp_core.vhd 34  4173d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mod_sim_exp_pkg.vhd 34  4173d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mont_ctrl.vhd 24  4178d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mont_multiplier.vhd 32  4174d 00h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mont_mult_sys_pipeline.vhd 23  4178d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operands_sp.vhd 3  4189d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_dp.vhd 3  4189d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_mem.vhd 34  4173d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_ram.vhd 3  4189d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] register_1b.vhd 6  4189d 04h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] register_n.vhd 15  4188d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] standard_cell_block.vhd 17  4188d 07h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] standard_stage.vhd 18  4188d 02h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] stepping_logic.vhd 19  4187d 02h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] systolic_pipeline.vhd 22  4180d 23h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_first_cell_logic.vhd 31  4174d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_last_cell_logic.vhd 30  4174d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_pipeline.vhd 32  4174d 00h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_stage.vhd 25  4174d 20h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] x_shift_reg.vhd 21  4182d 07h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] interface/ 2  4194d 02h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sim/ 31  4174d 05h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sw/ 29  4174d 19h JonasDC View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.