OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] [core/] - Rev 60

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 60 2013-02-23 21:45:26 GMT
  • Author: JonasDC
  • Log message:
    generic version of the fifo, not device specific anymore, uses dpram_generic
    updated comments of RAM templates.
Path Last modification Log RSS feed
[FOLDER] mod_sim_exp/ 60  3679d 03h JonasDC View Log RSS feed
[NODE][FOLDER] branches/ 58  3682d 03h JonasDC View Log RSS feed
[NODE][FOLDER] tags/ 49  3695d 06h JonasDC View Log RSS feed
[NODE][FOLDER] trunk/ 60  3679d 03h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] bench/ 46  3763d 10h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] doc/ 47  3763d 10h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 60  3679d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] vhdl/ 60  3679d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] core/ 60  3679d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] adder_block.vhd 12  3802d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] autorun_cntrl.vhd 39  3782d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] cell_1b.vhd 14  3802d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] cell_1b_adder.vhd 9  3802d 11h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] cell_1b_mux.vhd 9  3802d 11h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] counter_sync.vhd 39  3782d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] d_flip_flop.vhd 4  3802d 15h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] fifo_generic.vhd 60  3679d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] fifo_primitive.vhd 3  3803d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] modulus_ram.vhd 3  3803d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mod_sim_exp_core.vhd 45  3763d 10h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mod_sim_exp_pkg.vhd 45  3763d 10h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mont_ctrl.vhd 39  3782d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mont_multiplier.vhd 37  3786d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operands_sp.vhd 3  3803d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_dp.vhd 3  3803d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_mem.vhd 39  3782d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_ram.vhd 39  3782d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] register_1b.vhd 6  3802d 14h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] register_n.vhd 15  3802d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] standard_cell_block.vhd 17  3801d 16h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] std_functions.vhd 59  3679d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] stepping_logic.vhd 19  3800d 11h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_first_cell_logic.vhd 31  3787d 14h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_last_cell_logic.vhd 39  3782d 03h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_pipeline.vhd 37  3786d 06h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_stage.vhd 25  3788d 05h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] x_shift_reg.vhd 21  3795d 16h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] interface/ 45  3763d 10h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] ram/ 60  3679d 03h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sim/ 41  3773d 12h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sw/ 29  3788d 04h JonasDC View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.