URL
https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk
Subversion Repositories mod_sim_exp
[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] [core/] - Rev 63
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 63 2013-02-26 14:45:30 GMT
- Author: JonasDC
- Log message:
- now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx