OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] [core/] - Rev 84

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 84 2013-04-17 10:09:11 GMT
  • Author: JonasDC
  • Log message:
    AXI-Lite interface updated, now tested and verified on Xilinx FPGA
    renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS
Path Last modification Log RSS feed
[FOLDER] mod_sim_exp/ 84  3451d 21h JonasDC View Log RSS feed
[NODE][FOLDER] branches/ 68  3493d 18h JonasDC View Log RSS feed
[NODE][FOLDER] tags/ 80  3480d 12h JonasDC View Log RSS feed
[NODE][FOLDER] trunk/ 84  3451d 21h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] bench/ 84  3451d 21h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] doc/ 78  3480d 12h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 84  3451d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][FOLDER] vhdl/ 84  3451d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] core/ 84  3451d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] adder_block.vhd 12  3627d 13h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] autorun_cntrl.vhd 39  3607d 10h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] cell_1b.vhd 14  3627d 13h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] cell_1b_adder.vhd 9  3627d 18h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] cell_1b_mux.vhd 9  3627d 18h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] counter_sync.vhd 39  3607d 10h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] d_flip_flop.vhd 4  3627d 22h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] fifo_generic.vhd 69  3493d 16h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] fifo_primitive.vhd 3  3628d 12h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] modulus_ram.vhd 3  3628d 12h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] modulus_ram_asym.vhd 83  3453d 22h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] modulus_ram_gen.vhd 63  3501d 17h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mod_sim_exp_core.vhd 84  3451d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mod_sim_exp_pkg.vhd 84  3451d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mont_ctrl.vhd 39  3607d 10h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] mont_multiplier.vhd 37  3611d 13h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operands_sp.vhd 3  3628d 12h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_dp.vhd 3  3628d 12h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_mem.vhd 75  3488d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_ram.vhd 39  3607d 10h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_ram_asym.vhd 81  3470d 18h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] operand_ram_gen.vhd 63  3501d 17h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] register_1b.vhd 6  3627d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] register_n.vhd 15  3627d 12h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] standard_cell_block.vhd 17  3626d 23h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] std_functions.vhd 59  3504d 10h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] stepping_logic.vhd 19  3625d 18h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_first_cell_logic.vhd 31  3612d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_last_cell_logic.vhd 39  3607d 10h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_pipeline.vhd 37  3611d 13h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] sys_stage.vhd 25  3613d 12h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FILE] x_shift_reg.vhd 21  3620d 23h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] interface/ 84  3451d 21h JonasDC View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] ram/ 83  3453d 22h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sim/ 84  3451d 21h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sw/ 29  3613d 11h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] syn/ 72  3493d 16h JonasDC View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.