OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [bin/] - Rev 106

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 106 2011-03-25 22:01:03 GMT
  • Author: olivier.girard
  • Log message:
    Separated the Timer A defines from the openMSP430 ones.
    Added the "dbg_en" port in order to allow a separate reset of the debug interface.
    Added the "core_en" port (when cleared, the CPU will stop execution, the dbg_freeze signal will be set and the aclk & smclk will be stopped).
    Renamed "per_wen" to "per_we" to prevent confusion with active low signals.
    Removed to missing unused flops when the DBG_EN is not defined (thanks to Mihai contribution).
Path Last modification Log RSS feed
[FOLDER] openmsp430/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][FOLDER] branches/ 1  5422d 08h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5422d 08h root View Log RSS feed
[NODE][FOLDER] trunk/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][FOLDER] core/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][NODE][FOLDER] doc/ 2  5422d 06h olivier.girard View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] rtl_sim/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] bin/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] asm2ihex.sh 73  5023d 08h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] ihex2mem.tcl 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] msp430sim 98  4814d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] msp430sim_c 98  4814d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] rtlsim.sh 99  4814d 07h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FILE] template.def 33  5240d 09h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] run/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] src-c/ 80  4899d 14h olivier.girard View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] src/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][NODE][FOLDER] synthesis/ 73  5023d 08h olivier.girard View Log RSS feed
[NODE][NODE][FOLDER] doc/ 100  4813d 06h olivier.girard View Log RSS feed
[NODE][NODE][FOLDER] fpga/ 106  4789d 05h olivier.girard View Log RSS feed
[NODE][NODE][FOLDER] tools/ 97  4815d 07h olivier.girard View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.