OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [rtl/] - Rev 67

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 67 2010-02-16 08:58:52 GMT
  • Author: julius
  • Log message:
    New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory
Path Last modification Log RSS feed
[FOLDER] openrisc/ 67  5198d 16h julius View Log RSS feed
[NODE][FOLDER] branches/ 1  5499d 16h ocadmin View Log RSS feed
[NODE][FOLDER] tags/ 33  5465d 10h jeremybennett View Log RSS feed
[NODE][FOLDER] trunk/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][FOLDER] binutils/ 38  5464d 16h julius View Log RSS feed
[NODE][NODE][FOLDER] docs/ 11  5465d 17h ocadmin View Log RSS feed
[NODE][NODE][FOLDER] ecos-2.0/ 29  5465d 13h unneback View Log RSS feed
[NODE][NODE][FOLDER] gcc/ 39  5454d 16h julius View Log RSS feed
[NODE][NODE][FOLDER] gdb/ 48  5355d 08h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] linux/ 5  5498d 11h unneback View Log RSS feed
[NODE][NODE][FOLDER] or1ksim/ 62  5246d 16h jeremybennett View Log RSS feed
[NODE][NODE][FOLDER] or1k_startup/ 2  5499d 15h marcus.erlandsson View Log RSS feed
[NODE][NODE][FOLDER] or1200/ 10  5465d 17h unneback View Log RSS feed
[NODE][NODE][FOLDER] orpmon/ 2  5499d 15h marcus.erlandsson View Log RSS feed
[NODE][NODE][FOLDER] orpsocv2/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] backend/ 56  5290d 14h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] boards/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] xilinx/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][FOLDER] ml501/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] bench/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] par/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] rtl/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] ddr2_mig/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] dummy_slave.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] eth_defines.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ml501.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ml501_ddr2_params.vh 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ml501_ddr2_wb_if.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ml501_ddr2_wb_if.v.prev 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ml501_ddr2_wb_if_cache.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ml501_defines.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ml501_gpio.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ml501_mc.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ml501_startup.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] or1200_defines.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] reset_debounce.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] ssram_controller.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] uart_defines.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] usr_rst.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] wb_conbus_defines.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][NODE][FILE] wb_lfsr.v 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] sim/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] sw/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][NODE][NODE][NODE][FOLDER] syn/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][NODE][FOLDER] sw/ 67  5198d 16h julius View Log RSS feed
[NODE][NODE][FOLDER] or_debug_proxy/ 47  5364d 15h julius View Log RSS feed
[NODE][NODE][FOLDER] rtems/ 30  5465d 12h unneback View Log RSS feed
[NODE][NODE][FOLDER] toolchain_install_scripts/ 59  5274d 10h julius View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.