URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] - Rev 411
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 411 2010-11-04 13:09:21 GMT
- Author: julius
- Log message:
- Improved ethmac testbench and software.
Renamed some OR1200 library functions to be more generic.
Fixed bug with versatile_mem_ctrl for Actel board.
Added ability to simulate gatelevel modules alongside RTL modules
in board build.