URL
https://opencores.org/ocsvn/spi_master_slave/spi_master_slave/trunk
Subversion Repositories spi_master_slave
[/] [spi_master_slave/] [trunk/] [rtl/] - Rev 20
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 20 2011-08-11 02:31:05 GMT
- Author: jdoin
- Log message:
- - removed folder trunk/bench.
- added ISE13.1 complete project, with synthesis, map, place & route and timing reports. This project generates bitgen file to program a Digilent Atlys board to verify the cores in FPGA hardware, and include a simulation testbench to simulate the cores.