OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] - Rev 112

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 112 2016-07-14 15:17:16 GMT
  • Author: dgisselq
  • Log message:
    Provides a simulated UART capability to the busmaster_tb simulation.
Path Last modification Log RSS feed
[FOLDER] xulalx25soc/ 112  2856d 12h dgisselq View Log RSS feed
[NODE][FOLDER] branches/ 1  3053d 01h root View Log RSS feed
[NODE][FOLDER] tags/ 1  3053d 01h root View Log RSS feed
[NODE][FOLDER] trunk/ 112  2856d 12h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] bench/ 112  2856d 12h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] doc/ 82  2892d 01h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 109  2862d 15h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] sw/ 111  2862d 06h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] xilinx/ 97  2886d 05h dgisselq View Log RSS feed
[NODE][NODE][FILE] Makefile 106  2863d 01h dgisselq View Log RSS feed
[NODE][NODE][FILE] xula.ucf 71  2892d 02h dgisselq View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.