OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] - Rev 83

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 83 2016-01-02 23:51:37 GMT
  • Author: dgisselq
  • Log message:
    Added a flag to indicate whether an exception took place on the first
    or second half of a VLIW instruction--will be zero in non-VLIW mode,
    equivalent to the second half of the instruction having caused the
    exception. (Expect these flags to be reordered some time in the future into
    a less haphazard ordering ...)

    Vastly simplified the pipeline logic, primarily for op_stall, but also touched
    opA and opB. (Trying to fit within timing on Spartan 6 ...)

    Changed division instruction to include a reset on clear_pipeline, to make
    certain [BC $addr; DIV Rx,Ry ] works regardless of whether the condition is
    true.
Path Last modification Log RSS feed
[FOLDER] zipcpu/ 83  2412d 02h dgisselq View Log RSS feed
[NODE][FOLDER] branches/ 1  2572d 10h root View Log RSS feed
[NODE][FOLDER] tags/ 1  2572d 10h root View Log RSS feed
[NODE][FOLDER] trunk/ 83  2412d 02h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] bench/ 77  2417d 05h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] doc/ 79  2416d 06h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 83  2412d 02h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] sw/ 70  2417d 05h dgisselq View Log RSS feed
[NODE][NODE][FILE] Makefile 69  2423d 10h dgisselq View Log RSS feed
[NODE][NODE][FILE] zip.vim 69  2423d 10h dgisselq View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.